🔒 Members
RISC-V
Research
I-COR: Instruction-Level Fault Tolerance for Register File in 3-Stage Pipeline RISC-V Processors
Abstract
I-COR is a novel instruction-level fault tolerance mechanism specifically designed to protect the Register File (RF) in simple 3-stage pipeline RISC-V processors. This approach leverages instruction context to selectively introduce redundancy, thereby
🔒 Members
News
Bit-Brick Cluster K1 lets you build a 32-core RISC-V computer (by clustering 4 SpacemiT K1 boards) - Liliputing
Abstract
The Bit-Brick Cluster K1 introduces a new solution for creating powerful, multi-core RISC-V computers through modular assembly. This system achieves a 32-core configuration by physically clustering four individual SpacemiT K1 single-board computers
News
Lingshuo Technology Secures Angel Funding, Focuses on Automotive-Grade RISC-V Chips - Pandaily
Abstract
Lingshuo Technology successfully secured Angel funding to accelerate its mission of developing specialized automotive-grade chips utilizing the RISC-V architecture. This investment underscores growing confidence in the RISC-V ecosystem's ability to
News
Ethereum’s RISC-V Pivot: Vitalik Buterin Reveals Why eWASM Was Abandoned - Blockonomi
Abstract
Ethereum co-founder Vitalik Buterin announced that the platform is pivoting away from the previously planned eWASM (Ethereum WebAssembly) execution environment. The project is instead focusing on adopting the open-source RISC-V Instruction Set
News
Why Ethereum Abandoned eWASM for RISC-V Architecture - Live Bitcoin News
Abstract
The technical article reports on a significant architectural pivot within the Ethereum ecosystem, announcing the abandonment of the previously planned eWASM (Ethereum WebAssembly) virtual machine standard. Ethereum is instead shifting its focus
News
Bit-Brick Cluster K1 – A 4-slot RISC-V cluster board for SpacemiT K1-based SSOM-K1 system-on-module - CNX Software
Abstract
The Bit-Brick Cluster K1 is a new 4-slot RISC-V cluster board designed to utilize the SpacemiT K1-based SSOM-K1 system-on-module, enabling compact, multi-node computing. This platform facilitates the development and testing of parallel