Research

Research

DARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training

Abstract DARKSIDE is a System-on-Chip featuring a heterogeneous cluster of eight RISC-V cores designed for extreme-edge (TinyML) DNN inference and training, integrating 2-bit to 32-bit mixed-precision integer capabilities. To boost performance, the cluster

By Admin 31 Mar 2023 • 2 min read •

Research

Simulation Environment with Customized RISC-V Instructions for Logic-in-Memory Architectures (Full Report)

By Admin 21 Mar 2023 • 3 min read •

Research

Simulation Environment with Customized RISC-V Instructions for Logic-in-Memory Architectures

Abstract Addressing the challenges of the memory wall, this work proposes using customized RISC-V instructions to support Logic-in-Memory (LiM) operations within computing architectures. The key innovation is a modular, cycle-accurate simulation environment developed

By Admin 21 Mar 2023 • 2 min read •

Research

Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space (Full Report)

By Admin 15 Mar 2023 • 4 min read •

Research

Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space

Abstract This paper presents Hybrid Modular Redundancy (HMR), a novel fault-tolerance scheme designed for RISC-V multi-core computing clusters intended for space applications. HMR enables flexible, on-demand dual-core or triple-core lockstep grouping with runtime

By Admin 15 Mar 2023 • 2 min read •

🔒 Members

Research

SwRI Is Researching ARM, RISC-V Processors For Use As Faster Spaceflight Computers - SpaceRef (Full Report)

By Admin 28 Feb 2023 •

Research

SwRI Is Researching ARM, RISC-V Processors For Use As Faster Spaceflight Computers - SpaceRef

Abstract Southwest Research Institute (SwRI) is actively researching and evaluating modern processor architectures, specifically ARM and RISC-V, for future use in spaceflight computing systems. This effort aims to overcome the severe performance limitations

By Admin 28 Feb 2023 • 2 min read •

Research

ProSpeCT: Provably Secure Speculation for the Constant-Time Policy (Extended version) (Full Report)

By Admin 23 Feb 2023 • 3 min read •

Research

ProSpeCT: Provably Secure Speculation for the Constant-Time Policy (Extended version)

Abstract ProSpeCT is a generic formal processor model designed to provide provably secure speculative execution specifically for programs adhering to the constant-time policy. It guarantees security by tracking secret data within the pipeline

By Admin 23 Feb 2023 • 2 min read •

Research

ColibriES: A Milliwatts RISC-V Based Embedded System Leveraging Neuromorphic and Neural Networks Hardware Accelerators for Low-Latency Closed-loop Control Applications (Full Report)

By Admin 15 Feb 2023 • 3 min read •

Research

ColibriES: A Milliwatts RISC-V Based Embedded System Leveraging Neuromorphic and Neural Networks Hardware Accelerators for Low-Latency Closed-loop Control Applications

Abstract ColibriES is a novel milliwatt RISC-V based embedded system featuring the first-ever dedicated event-sensor interfaces and full neuromorphic processing pipelines. Built upon the Kraken System-on-Chip (SoC), it integrates a heterogeneous PULP processor

By Admin 15 Feb 2023 • 2 min read •

Research

RISE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Encryption (Full Report)

By Admin 14 Feb 2023 • 3 min read •