News
Upbeat and SiFive to Demonstrate Dual-Core RISC-V Microcontrollers with AI Acceleration at RISC-V Summit - Embedded Computing Design
Abstract
Upbeat and SiFive plan to showcase dual-core RISC-V microcontrollers featuring integrated AI acceleration at the upcoming RISC-V Summit. This development highlights the maturation of RISC-V technology for complex edge computing applications requiring
