A Framework for Designing and Validating Heterogeneous SoC with RISC-V Processor and CGRA
DVHetero: A Framework for Designing and Validating Heterogeneous SoC with RISC-V Processor and CGRA
Latest
News
USB module gives bare metal access to RISC-V AI chip ... - eeNews Europe
Abstract
A new USB module has been launched, specifically designed to grant developers bare metal access to a dedicated RISC-V AI processor. This development simplifies low-level programming and debugging, which is essential for
Research
Efficient Implementation of RISC-V Vector Permutation Instructions
Abstract
The efficient hardware implementation of RISC-V Vector (RVV) permutation instructions is complicated by their diverse control mechanisms, despite their necessity for accelerating data-parallel workloads like cryptography. This paper proposes a unified microarchitecture
Research
Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
Abstract
This paper evaluates the performance and energy efficiency of the Tenstorrent Grayskull e75 RISC-V accelerator when executing fundamental MatMul operations critical for Large Language Models. Researchers conducted a detailed characterization of the
Research
Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
Originally published on ArXiv - Hardware Architecture
Computer Science > Performance
arXiv:2505.06085v3 (cs)
[Submitted on 9 May 2025 (v1), last revised 20 Jun 2025 (this version, v3)]
Title:Assessing Tenstorrent'
Research
Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
Abstract
This study analyzes and optimizes the significant synchronization and communication overheads associated with offloading fine-grained tasks in heterogeneous, massively parallel RISC-V MPSoCs, specifically using the open-source Occamy platform. Through a co-designed approach,
Research
Flexing RISC-V Instruction Subset Processors to Extreme Edge
Abstract
This paper introduces an automated methodology for creating RISC-V Instruction Subset Processors (RISSPs) specifically tailored for power and area-constrained Extreme Edge applications, including those using flexible integrated circuits (FlexICs). The approach treats
Research
Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
Abstract
This paper investigates two approaches—hardware acceleration and pure software implementation—for incorporating modern, non-SPMD warp-level features into RISC-V GPUs, specifically using the Vortex architecture. The evaluation demonstrates that implementing these features
Research
Open Challenges for a Production-ready Cloud Environment on top of RISC-V hardware
Abstract
This article, stemming from the Vitamin-V European project, investigates the necessary steps to create a functional, production-ready cloud environment leveraging RISC-V hardware. The authors describe the creation of a prototype RISC-V cluster
Research
Advanced Side-Channel Evaluation Using Contextual Deep Learning-Based Leakage Modeling
Abstract
This work introduces an advanced methodology for side-channel evaluation by leveraging contextual deep learning techniques for leakage modeling. The approach utilizes neural networks to automatically learn and analyze complex, high-dimensional side-channel traces,
News
Exploration platform for RISC-V CHERI designs ... - eeNews Europe
Abstract
A new exploration platform has been developed specifically for prototyping and evaluating RISC-V designs incorporating the CHERI architectural extension. This platform enables researchers to test and verify hardware-enforced memory safety, compartmentalization, and
Research
The Open-Source BlackParrot-BedRock Cache Coherence System
Abstract
This work introduces the open-source BlackParrot-BedRock (BP-BedRock) cache coherence system, built upon the novel BedRock protocol that utilizes canonical MOESIF states while eliminating complex transient states to simplify verification. The research evaluates