Research
FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
Abstract
FASE (FPGA-Assisted Syscall Emulation) is a novel framework enabling rapid, early-stage processor performance validation by running complex multi-thread benchmarks directly on FPGA-hosted designs, bypassing the need for full SoC integration or a
