🔒 Members
News
Intel ISPC 1.29 Drops Gen9 GPU Targets, Add New Optimizations & Experimental RISC-V - Phoronix
Abstract
Intel has released version 1.29 of its Implicit SPMD Program Compiler (ISPC), marking a significant update that focuses on modernization and architecture expansion. The release notably discontinues support for older Gen9
Research
A Brief History of Formal Methods in China
Abstract
This article details the historical trajectory and evolution of formal methods (FM) research and practical application within the technological landscape of China. It chronicles key academic milestones, influential research institutions, and major
🔒 Members
News
RISC-V vs. Arm & x86: AI Drives Open-Source Chip Shift | 2025 Analysis - News and Statistics - IndexBox
Abstract
The analysis forecasts a significant open-source chip shift driven by AI acceleration, positioning the customizable RISC-V architecture as a powerful challenger to established proprietary instruction sets like Arm and x86. By 2025,
News
Newer RISC-V CPUs Vulnerable To Spectre V1 - Linux Mitigation Patches Posted - Phoronix
Abstract
Newer, high-performance RISC-V CPUs have been confirmed vulnerable to the classic Spectre Variant 1 (V1) speculative execution side-channel attack. This discovery highlights that RISC-V implementations adopting modern performance features, such as deep
Research
ChatArch: A Knowledge-driven Graph-of-thought LLM Framework for Processor Architecture Optimization
Abstract
ChatArch introduces a novel Knowledge-driven Graph-of-thought (GoT) LLM framework designed to automate and optimize the challenging process of processor architecture design. By integrating domain-specific knowledge graphs, ChatArch facilitates structured, multi-path reasoning for
News
Co-emulation platform targets complex RISC-V chip design - Engineering.com
Abstract
A newly introduced co-emulation platform is specifically engineered to handle the high complexity and customizability inherent in advanced RISC-V chip designs. This verification solution integrates high-speed hardware emulation with software simulation, enabling