RISC-V LinuxBetaOPEN SILICON. SHARED KNOWLEDGE.

WeAct Logic Analyzer V2 – A $10 USB 3.0 logic analyzer board compatible with Sigrok/Pulseview (fork)

AI Analysis Abstract The WeAct Logic Analyzer V2 is a compact, low-cost board based on the WCH CH32H417 dual-core RISC-V MCU, designed to function as a 16-channel USB 3.0 logic analyzer with up to 200 MHz bandwidth. It supports multiple applications, including logic analysis,…

WeAct CH417 board
Source: www.cnx-software.com

AI Analysis

Abstract

The WeAct Logic Analyzer V2 is a compact, low-cost board based on the WCH CH32H417 dual-core RISC-V MCU, designed to function as a 16-channel USB 3.0 logic analyzer with up to 200 MHz bandwidth. It supports multiple applications, including logic analysis, USB-serial communication, and CMSIS-DAP debugging, which are selectable via a user button. The device is compatible with a Sigrok/Pulseview fork for analysis and offers a user-programmable slot for custom firmware.

Key Highlights

  • Low-cost solution for logic analysis, available for approximately $10.
  • Features a WCH CH32H417 dual-core RISC-V microcontroller.
  • Offers 16 channels with up to 200 MHz sample rate via USB 3.0.
  • Multi-functional, supporting logic analysis, USB-serial, and CMSIS-DAP debugging.
  • Compatible with a Sigrok/Pulseview-based software for data analysis.

Technical Details

  • Powered by a WCH CH32H417 MCU featuring QingKe RISC-V5F (400 MHz) and QingKe RISC-V3F (144 MHz) cores, along with a GPHA.
  • Includes 896KB SRAM and 960KB flash memory, with 304KB allocated for user-developed firmware.
  • Connects via a USB 3.0 Type-C port for power, data, and programming.
  • Provides 16 GPIO channels through a 20-pin expansion header.
  • Logic analyzer mode supports 4-200 MHz sample rates over USB 3.0 (or 4-40 MHz over USB 2.0 for 8 channels), with capture length limited by PC memory.
  • Input level range is 1.0-3.3 V with a threshold of 0.6-1.5 V.
  • Features 132 decoders, including UART, I²C, SPI, and CAN bus.
  • USB-serial + DAP mode offers three CDC channels up to 9 Mbps and a CMSIS-DAP v2 SWD probe.
  • App switching is managed by a user button, with status indicated by a WS2812 RGB LED.
  • Dimensions are 42.5 × 26.5 × 13 mm with a basic enclosure.
  • Utilizes the U3LogicAnalyzer program (a Sigrok/Pulseview fork) for logic analysis on Windows and Linux.
  • Firmware updates are handled by the CH32H417_LogicAnalyzer_Upgrade tool, and a WeActStudio.DAPFlasher is available for Arm Cortex-M targets.
  • Source code for a Slot 2 user app and documentation are available in the board's GitHub repository.

Implications

  • The low cost of approximately $10 makes advanced digital signal analysis and debugging tools more accessible to hobbyists, students, and developers.
  • The integration of a dual-core RISC-V MCU (WCH CH32H417) demonstrates the growing adoption of RISC-V in specialized embedded applications.
  • The multi-functional design (logic analyzer, USB-serial, DAP, custom firmware) provides versatility for various development and debugging tasks.

Limitations

  • The logic analyzer and DAP firmware are distributed as closed-source binaries.
  • Support for the Logic Analyzer V2 board has not been upstreamed to the main Sigrok project, requiring the use of a specific fork (U3LogicAnalyzer).
  • The capture length in logic analyzer mode is limited by the host PC's available memory.
  • The input voltage range is limited to 1.0-3.3 V, which may not be suitable for all logic families.

Read next

Explore all articles →