Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study (Full Report)