The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes (Full Report)