Simulation Environment with Customized RISC-V Instructions for Logic-in-Memory Architectures (Full Report)