Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor (Full Report)