Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs (Full Report)