Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach (Full Report)