Formally Verifying WARP-V, an Open-Source TL-Verilog RISC-V Core Generator (Full Report)