Flexing RISC-V Instruction Subset Processors to Extreme Edge (Full Report)