FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors (Full Report)