Efficient Architecture for RISC-V Vector Memory Access (Full Report)