Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor (Full Report)