Accelerate Cycle-Level Full-System Simulation of Multi-Core RISC-V Systems with Binary Translation (Full Report)